130-nm low-cost fpgas cyclone devices provide ... clock management circuitry offers from 2,910 to 20,060 les built for low cost 288 ... o interface standards such as the 3.3-v 2.5-v 1.8-v lvttl lvcmos sstl and pci ... external sdr and ddr sdram devices into complex system designs without ... data access performance support for 129 lvds and rsds channels with 640-mbps ... lvds data rates and 311-mbps rsds data rates features up to two ... les embedded ram blocks1 ram kbits 18-bit x 18-bit multipliers plls clock outputs ... per pll i/o banks max lvds channels2 2,910 4,000 4,608 5,136 5,980 8,256 10,320 12 ... ,060 14,448 15,408 20,000 18,752 24,624 33,216 39,600 50,528 55,856 68,416 81, ...
Show the Page with hits
rsd 2 into 1 by Altera